Page Menu
Home
c4science
Search
Configure Global Search
Log In
Files
F123111489
dreg.vhd
No One
Temporary
Actions
Download File
Edit File
Delete File
View Transforms
Subscribe
Mute Notifications
Award Token
Subscribers
None
File Metadata
Details
File Info
Storage
Attached
Created
Thu, Jul 24, 23:54
Size
415 B
Mime Type
text/x-Algol68
Expires
Sat, Jul 26, 23:54 (2 d)
Engine
blob
Format
Raw Data
Handle
27638960
Attached To
R10499 Energy Analysis of Lightweight AEAD Circuit
dreg.vhd
View Options
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use std.textio.all;
use work.all;
entity Dreg is
port (
RegxDN : in std_logic_vector (31 downto 0);
ClkxCI : in std_logic;
RegxDP : out std_logic_vector (31 downto 0));
end entity Dreg;
architecture dr of Dreg is
begin
PROCESS(ClkxCI )
BEGIN
IF RISING_EDGE(ClkxCI) THEN
RegxDP <= RegxDN;
END IF;
END PROCESS ;
end architecture dr;
Event Timeline
Log In to Comment