Page MenuHomec4science
Files F64770223

Makefile
No OneTemporary
Actions

File Metadata

Created
Wed, May 29, 08:07

Makefile
View Options

SRC_PATH = src
BUILD_DIR = build
VHDL_SRCS = \
$(SRC_PATH)/xtime.vhd \
$(SRC_PATH)/xxtime.vhd \
$(SRC_PATH)/texpand.vhd \
$(SRC_PATH)/clockgater.vhd \
$(SRC_PATH)/circ_mult.vhd \
$(SRC_PATH)/shiftrows.vhd \
$(SRC_PATH)/enc.vhd \
$(SRC_PATH)/sboxed.vhd \
$(SRC_PATH)/sbox.vhd \
$(SRC_PATH)/reg.vhd \
$(SRC_PATH)/sreg.vhd \
$(SRC_PATH)/mixcolumn.vhd \
$(SRC_PATH)/mixcol.vhd \
$(SRC_PATH)/mux128.vhd \
$(SRC_PATH)/andmask.vhd \
$(SRC_PATH)/keygen.vhd \
$(SRC_PATH)/ishiftrows.vhd \
$(SRC_PATH)/invmixcol.vhd \
$(SRC_PATH)/imixcol.vhd \
$(SRC_PATH)/controller.vhd \
$(SRC_PATH)/forkaes.vhd \
$(SRC_PATH)/forkaes_tb.vhd
TB_MODULE = forkaes_tb
WORKLIB = $(BUILD_DIR)/work-obj93.cf
WAVEFILE = wavefile.vcd
all: verify
$(BUILD_DIR): test_generator
mkdir -p $(BUILD_DIR)
cp test_vectors/Testinput.txt test_vectors/Testoutput.txt $(BUILD_DIR)/
$(WORKLIB): $(VHDL_SRCS) $(BUILD_DIR)
ghdl -a --ieee=synopsys -fexplicit --workdir=$(BUILD_DIR) $(VHDL_SRCS)
elaborate: $(WORKLIB) $(BUILD_DIR)
ghdl -e --ieee=synopsys -fexplicit --workdir=$(BUILD_DIR) $(TB_MODULE)
$(WAVEFILE): elaborate $(BUILD_DIR)
cd $(BUILD_DIR) && ghdl -r --ieee=synopsys -fexplicit $(TB_MODULE) --vcd=$(WAVEFILE) && cd ..
analyse: $(WORKLIB)
verify: $(WAVEFILE)
cd $(BUILD_DIR) && ../scripts/verify.sh && cd ..
test_generator:
cd test_vectors && $(CC) case_generator.c -o case_generator.exe && ./case_generator.exe && cd ..
clean:
rm -f $(WAVEFILE) $(WORKLIB) test_vectors/case_generator.exe test_vectors/Testinput.txt test_vectors/Testoutput.txt
rm -f test_vectors/case_generator.exe test_vectors/Testinput.txt test_vectors/Testoutput.txt
rm -rf $(BUILD_DIR)

Event Timeline

c4science · Help