Prevents race condition during bus management

There are a lot of race condition possible :

• Makes the enabling of interrupt of DMA0 DMA1 and U1TX exclusive and depending on state of the bus.
• Makes the disabling of interrupt using priority level. Not to miss with the exclusion state of interrupt.